## FEATURES

256 Position
AD5280 - 1-Channel
AD5282 - 2-Channel (Independently Programmable)
Potentiometer Replacement
$20 \mathrm{~K}, 50 \mathrm{~K}, 200 \mathrm{~K} \mathrm{Ohm}$ with $\mathrm{TC}<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Internal Power ON Mid-Scale Preset
+5 to +15 V Single-Supply; $\pm 5.5 \mathrm{~V}$ Dual-Supply Operation $I^{2} \mathrm{C}$ Compatible Interface

## APPLICATIONS

Multi-Media, Video \& Audio
Communications
Mechanical Potentiometer Replacement
Instrumentation: Gain, Offset Adjustment
Programmable Voltage to Current Conversion
Line Impedance Matching

## GENERAL DESCRIPTION

The AD5280/AD5282 provides a single/dual channel, 256 position digitally-controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a potentiometer, trimmer or variable resistor. Each VR offers a completely programmable value of resistance, between the A terminal and the wiper, or the $B$ terminal and the wiper. The fixed A-to-B terminal resistance of 20,50 or 200 K ohms has a $1 \%$ channel-to-channel matching tolerance with a nominal temperature coefficient of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Wiper Position programming defaults to midscale at system power ON. Once powered the VR wiper position is programmed by a $I^{2} \mathrm{C}$ compatible 2-wire serial data interface. Both parts have two programmable logic outputs available to drive digital loads, gates, LED drivers, analog switches, etc.

## FUNCTIONAL BLOCK DIAGRAMS



## REV PrE 12 MAR 02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


The AD5280/AD5282 are available in ultra compact surface mount thin TSSOP-14/-16 packages. All parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For 3-wire, SPI compatible interface applications, see AD5203/AD5204/AD5206/AD7376/AD8400/AD8402/AD8403/ AD5260/AD5262/AD5200/AD5201 products.

ORDERING GUIDE

| Model | Kilo <br> Ohms | Temp | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD5280BRU20 | 20 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-14 | RU-14 |
| AD5280BRU50 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-14 | RU-14 |
| AD5280BRU200 | 200 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-14 | RU-14 |
|  |  |  |  |  |
| AD5282BRU20 | 20 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |
| AD5282BRU50 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |
| AD5282BRU200 | 200 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |

The AD5280/AD5282 die size is 75 mil X 120 mil, 9,000 sq. mil. Contains xxx transistors. Patent Number xxx applies.

## AD5280/AD5282

ELECTRICAL CHARACTERISTICS 20K, 50K, 200K OHM VERSION $\left(\mathrm{V}_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\text {Logic }}=+5 \mathrm{~V}\right.$, $V_{A}=+V_{D D}, V_{B}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<T_{A}<+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS RHEOSTAT MODE Specifications apply to all VRs |  |  |  |  |  |  |
| Resistor Differential $\mathrm{NL}^{2}$ | R-DNL | $R_{W B}, V_{A}=N C$ | -1 | $\pm 0.4$ | +1 | LSB |
| Resistor Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\mathrm{WB}}, \mathrm{V}_{\mathrm{A}}=\mathrm{NC}$ | -1 | $\pm 0.5$ | +1 | LSB |
| Nominal resistor tolerance ${ }^{3}$ | $\Delta \mathrm{R}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -30 |  | 30 | \% |
| Resistance Temperature Coefficient | $\mathrm{R}_{\text {AB }} / \Delta \mathrm{T}$ | $V_{A B}=V_{D D}$, Wiper $=$ No Connect |  | 30 |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | $\mathrm{I}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{R}, \mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ or +5 V |  | 40 | 100 | $\Omega$ |
| DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications apply to all VRs |  |  |  |  |  |  |
| Resolution | $N$ |  | 8 |  |  | Bits |
| Integral Nonlinearity ${ }^{4}$ | INL | $\mathrm{R}_{A B}=20 \mathrm{~K} \Omega, 50 \mathrm{~K} \Omega$ | -1 | $\pm 0.5$ | +1 | LSB |
| Integral Nonlinearity ${ }^{4}$ | INL | $\mathrm{R}_{A B}=200 \mathrm{~K} \Omega$ | -2 | $\pm 0.5$ | +2 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -1 | $\pm 0.4$ | +1 | LSB |
| Voltage Divider Temperature Coefficient | $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ | Code $=80 \mathrm{H}$ |  | 5 |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ | Code $=\mathrm{FF}_{\mathrm{H}}$ | -1 | -0.5 | +0 | LSB |
| Zero-Scale Error | V WZSE | Code $=00 \mathrm{H}$ | 0 | +0.5 | +1 | LSB |
| RESISTOR TERMINALS |  |  |  |  |  |  |
| Voltage Range ${ }^{5}$ | $\mathrm{V}_{\mathrm{A}, \mathrm{B}, \mathrm{W}}$ |  | Vss |  | $V_{D D}$ | V |
| Capacitance ${ }^{\text {A A, B }}$ | $\mathrm{C}_{\mathrm{A}, \mathrm{B}}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=80 \mathrm{H}$ |  | 45 |  | pF |
| Capacitance ${ }^{6}$ W | $\mathrm{C}_{\text {W }}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=80 \mathrm{H}$ |  | 60 |  | pF |
| Common Mode Leakage | Icm | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ |  | 1 |  | nA |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\text {IH }}$ | SDA \& SCL | 0.7VLoGIC |  | Vlogic +0.5 | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | SDA \& SCL | -0.5 |  | 0.3 V LoGIC | V |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ | AD0 \& AD1 | 2.4 |  | VLogic | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | AD0 \& AD1 | 0 |  | 0.8 | V |
| Input Logic High | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {LOGIC }}=+3 \mathrm{~V}$, ADO \& AD1 | 2.1 |  | V Logic | V |
| Input Logic Low | $V_{\text {IL }}$ | $\mathrm{V}_{\text {LOGIC }}=+3 \mathrm{~V}$, ADO \& AD1 | 0 |  | 0.6 | V |
| Input Current | $\mathrm{I}_{1 /}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +5 V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{6}$ | $\mathrm{Cl}_{\text {IL }}$ |  |  | 3 |  | pF |
| DIGITAL Output |  |  |  |  |  |  |
| O1, 02 | Vor | $\mathrm{loh}^{\prime}=0.4 \mathrm{~mA}$ | 2.4 |  | 5.5 | v |
| 01, 02 | Vol | lol=-1.6mA | 0 |  | 0.4 | v |
| SDA | $V_{\text {OL }}$ | $\mathrm{loL}=-6 \mathrm{~mA}$ |  |  | 0.6 | V |
| SDA | $V_{\text {OL }}$ | $\mathrm{loL}=-3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Three-State Leakage Current | loz | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +5 V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Output Capacitance ${ }^{6}$ | $\mathrm{C}_{02}$ |  |  | 3 | 8 | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Logic Supply | $\mathrm{V}_{\text {LOGIC }}$ |  | +2.7 |  | +5.5 | v |
| Power Single-Supply Range | $V_{\text {do range }}$ | $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ | +5 |  | +15 | v |
| Power Dual-Supply Range | $V_{\text {di/ss range }}$ |  | $\pm 4.5$ |  | $\pm 5.5$ | V |
| Logic Supply Current | logic | $\mathrm{V}_{\text {LOGIC }}=+5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Positive Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {IH }}=+5 \mathrm{~V}$ or $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |  | 20 | 60 | $\mu \mathrm{A}$ |
| Negative Supply Current | $\mathrm{I}_{\text {SS }}$ |  |  | 20 | 60 | $\mu \mathrm{A}$ |
| Power Dissipation ${ }^{10}$ | P DISS | $\mathrm{V}_{\mathrm{IH}}=+5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-5 \mathrm{~V}$ |  | 0.2 | 0.6 | mW |
| Power Supply Sensitivity | PSS |  |  | 0.05 | 0.015 | \% $\%$ |

ELECTRICAL CHARACTERISTICS 20K, 50K, 200K OHM VERSION $\left(\mathrm{V}_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\text {Logic }}=+5 \mathrm{~V}\right.$, $V_{A}=+V_{D D}, V_{B}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{6,9,11}$ |  |  |  |  |  |  |
| Bandwidth -3dB | BW_20K | $\mathrm{R}_{\text {AB }}=20 \mathrm{~K} \Omega$, Code $=80 \mathrm{H}$ |  | 650 |  | kHz |
|  | BW_50K | $\mathrm{R}_{\text {AB }}=50 \mathrm{~K} \Omega$, Code $=80 \mathrm{H}$ |  | 142 |  | kHz |
|  | BW_200K | $\mathrm{R}_{\text {AB }}=200 \mathrm{~K} \Omega$, Code $=80 \mathrm{H}$ |  | 69 |  | kHz |
| Total Harmonic Distortion | THD ${ }_{\text {w }}$ | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}+2 \mathrm{Vdc}, \mathrm{V}_{\mathrm{B}}=2 \mathrm{~V}$ DC, $\mathrm{f}=1 \mathrm{KHz}$ |  | 0.005 |  | \% |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time |  | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB}$ error band |  | 2 |  | $\mu \mathrm{s}$ |
| Resistor Noise Voltage | $\mathrm{e}_{\text {N_WB }}$ | $\mathrm{R}_{\mathrm{WB}}=10 \mathrm{~K} \Omega, \mathrm{f}=1 \mathrm{KHz}$ |  | 14 |  | $n \vee \sqrt{ } \mathrm{~Hz}$ |


| INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | $\mathrm{f}_{\mathrm{SCL}}$ |  | 0 | 400 | KHz |
| $\mathrm{t}_{\text {BUF }}$ Bus free time between STOP \& START | t1 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; }}$ STA Hold Time (repeated START) | t2 | After this period the first clock pulse is generated | 0.6 |  | $\mu \mathrm{s}$ |
| t Low Low Period of SCL Clock | t3 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ High Period of SCL Clock | t4 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su; }}$ STA Setup Time For START Condition | t5 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; }}$ DAT Data Hold Time | t6 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| $t_{\text {SU;DAT }}$ Data Setup Time | t7 |  | 100 |  | ns |
| $t_{\text {F }}$ Fall Time of both SDA \& SCL signals | t8 |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{R}}$ Rise Time of both SDA \& SCL signals | t9 |  |  | 300 | ns |
| $\mathrm{t}_{\text {SU; }}$ STO Setup time for STOP Condition | t10 |  | 0.6 |  | $\mu \mathrm{s}$ |

## NOTES:

1. Typicals represent average readings at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}$.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3. $\quad \mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, Wiper $\left(\mathrm{V}_{\mathrm{w}}\right)=$ No connect
4. $I N L$ and $D N L$ are measured at $\mathrm{V}_{w}$ with the $R D A C$ configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V_{A}=V_{D D}$ and $V_{B}=0 V$. DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions.
5. Resistor terminals $\mathrm{A}, \mathrm{B}, \mathrm{W}$ have no limitations on polarity with respect to each other.
6. Guaranteed by design and not subject to production test.
7. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest $R$ value results in the fastest settling time and highest bandwidth. The highest $R$ value result in the minimum overall power consumption.
8. $P_{\text {DISS }}$ is calculated from ( $I_{D D} \times V_{D D}$ ). CMOS logic level inputs result in minimum power dissipation.
9. All dynamic characteristics use $V_{D D}=+5 \mathrm{~V}$.
10. See timing diagram for location of measured values.

## AD5280/AD5282

ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted)


## AD5280 PIN CONFIGURATION <br> 

TABLE 1: AD5280 PIN Function Descriptions

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | A | Resistor terminal A |
| 2 | W | Wiper terminal W |
| 3 | B | Resistor terminal B |
| 4 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply, specified for operation from +5 to +15 V . |
| 5 | $\overline{\text { SHDN }}$ | Active Low, Asynchronous connection of the wiper W to terminal B , and open circuit of terminal A. RDAC register contents unchanged. |
| 6 | SCL | Serial Clock Input |
| 7 | SDA | Serial Data Input/Output |
| 8 | AD0 | Programmable address bit for multiple package decoding. Bits AD0 \& AD1 provide 4 possible addresses. |
| 9 | AD1 | Programmable address bit for multiple package decoding. Bits AD0 \& AD1 provide 4 possible addresses. |
| 10 | GND | Common Ground |
| 11 | $\mathrm{V}_{\text {SS }}$ | Negative power supply, specified for operation from 0 to -5 V |
| 12 | O2 | Logic Output terminal O2 |
| 13 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply Voltage, needs to be same voltage as the digital logic controlling the AD5280. |
| 14 | O1 | Logic Output terminal O1 |

AD5282 PIN CONFIGURATION


## PRELIMINARY TECHNICAL DATA

TABLE 2: AD5282 PIN Function Descriptions

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | O1 | Logic Output terminal O1 |
| 2 | $\mathrm{~A}_{1}$ | Resistor terminal A ${ }_{1}$ |
| 3 | $\mathrm{~W}_{1}$ | Wiper terminal $\mathrm{W}_{1}$ |
| 4 | $\mathrm{~B}_{1}$ | Resistor terminal $\mathrm{B}_{1}$ <br> 5 |
| $\mathrm{~V}_{\mathrm{DD}}$ | Positive power supply, specified for <br> operation from +5 to +15 V. |  |
| 6 | $\overline{\text { SHDN }}$ | Active Low, Asynchronous connection of <br> the wiper W to terminal B, and open |
|  |  | circuit of terminal A. RDAC register <br> contents unchanged. |
| 7 | SCL | Serial Clock Input <br> Serial Data Input/Output |
| 8 | SDA | Sera |

## AD5280/AD5282

Programmable address bit for multiple package decoding. Bits AD0 \& AD1 provide 4 possible addresses.
Programmable address bit for multiple package decoding. Bits AD0 \& AD1 provide 4 possible addresses. Common Ground Negative power supply, specified for operation from 0 to -5 V Logic Supply Voltage, needs to be same voltage as the digital logic controlling the AD5282.

| 14 | $\mathrm{~B}_{2}$ |
| :--- | :--- |
| 15 | $\mathrm{~W}_{2}$ |
| 16 | $\mathrm{~A}_{2}$ |

Resistor terminal $\mathbf{B}_{2}$
Wiper terminal $\mathrm{W}_{2}$
Resistor terminal $\mathrm{A}_{2}$


Figure 1. Detail Timing Diagram
Data of AD5280/AD5282 is accepted from the $\mathrm{I}^{2} \mathrm{C}$ bus in the following serial format:

| S | 0 | 1 | 0 | 1 | 1 | A D 1 | A D 0 | $\frac{\mathrm{R} /}{\text { W }}$ | A | $\bar{A} /$ B | R S | $\begin{aligned} & \mathrm{S} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 2 \end{aligned}$ | x | x | x | A | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & D \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | D 1 | $\begin{aligned} & \mathrm{D} \\ & 0 \end{aligned}$ | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Slave Address Byte |  |  |  |  |  |  | Instruction Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |

Where:
$\mathbf{S}=$ Start Condition $\quad \mathbf{R} / \bar{W}=$ Read Enable at High and Write Enable at Low
$\mathbf{P}=$ Stop Condition
$\overline{\mathbf{A}} / \mathbf{B}=$ RDAC sub address select. "Zero" for RDAC1 and "One" for RDAC2
$\mathbf{A}=$ Acknowledge
SD = Shutdown, same as $\overline{S H D N}$ pin operation except inverse logic
X = Don't Care
O2, O1 = Output logic pin latched values
AD1, AD0 $=$ Package pin programmable address bits
D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits


Figure 2. Writing to the RDAC Register

## AD5280/AD5282



Figure 3. Reading Data from a Previously Selected RDAC Register

## OPERATION

The AD5280/AD5282 provides a single/dual channel, 256position digitally-controlled variable resistor (VR) device. The terms VR and RDAC are used interchangeably throughout this documentation. To program the VR settings, refer to the Digital Interface section. Both parts have an internal power ON preset that places the wiper in mid scale during power on, which simplifies the fault condition recovery at power up. In addition, the shutdown $\overline{\text { SHDN }}$ pin of AD5280/AD5282 places the RDAC in a zero power consumption state where terminal A is open circuited and the wiper $W$ is connected to terminal $B$, resulting in only leakage currents being consumed in the VR structure. In shutdown mode the VR latch settings are maintained, so that, returning to operational mode from power shutdown, the VR settings return to their previous resistance values.


Figure 4. AD5280/AD5282 Equivalent RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B are available in $20 \mathrm{~K} \Omega, 50 \mathrm{~K} \Omega$, and $200 \mathrm{~K} \Omega$. The final three digits of the part number determine the nominal resistance value, e.g. $20 \mathrm{~K} \Omega=20 ; 50 \mathrm{~K} \Omega=50 ; 200 \mathrm{~K} \Omega=200$. The nominal resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) of the VR has 256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The eight bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a $20 \mathrm{~K} \Omega$ part is used, the wiper's first connection starts at the B terminal for data $00_{\mathrm{H}}$. Since there is a $60 \Omega$ wiper contact resistance, such connection yields a minimum of $60 \Omega$ resistance between terminals $W$ and $B$. The second connection is the first tap point corresponds to $138 \Omega$ $\left(\mathrm{R}_{\mathrm{wB}}=\mathrm{R}_{\mathrm{AB}} / 256+\mathrm{R}_{\mathrm{W}}=78 \Omega+60 \Omega\right)$ for data $01_{\mathrm{H}}$. The third connection is the next tap point representing $216 \Omega(78 \times 2+60)$
for data $02_{\mathrm{H}}$ and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $19982 \Omega\left[R_{A B}-1 L S B+R_{W}\right]$. The wiper does not directly connect to the B terminal. See Figure 4 for a simplified diagram of the equivalent RDAC circuit.

The general equation determining the digitally programmed output resistance between W and B is:
$R_{W B}(D)=\frac{D}{256} \cdot R_{A B}+R_{W} \quad$ eqn. 1
where D is the decimal equivalent of the binary code which is loaded in the 8-bit RDAC register, and $\mathrm{R}_{\mathrm{AB}}$ is the nominal end-to-end resistance.

For example, $\mathrm{R}_{A B}=20 \mathrm{~K} \Omega$, when $\mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$ and A-terminal is open circuit, the following output resistance values $\mathrm{R}_{\mathrm{wB}}$ will be set for the following RDAC latch codes. Result will be the same if terminal A is tied to W :

| D | $\mathrm{R}_{\mathrm{WB}}$ | Output State |
| :--- | :--- | :--- |
| $(\mathrm{DEC})$ | $(\Omega)$ |  |
|  |  |  |
| 256 | $19982 \Omega$ | Full-Scale $\left(\mathrm{R}_{A B}-1 \mathrm{LSB}+\mathrm{R}_{\mathrm{W}}\right)$ |
| 128 | $10060 \Omega$ | Mid-Scale |
| 1 | $138 \Omega$ | 1 LSB |
| 0 | $60 \Omega$ | Zero-Scale (Wiper contact resistance) |

Note that in the zero-scale condition a finite wiper resistance of $60 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum current of no more than 5 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled resistance $\mathrm{R}_{\mathrm{WA}}$. When these terminals are used the B-terminal should be let open or tied to the wiper terminal. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general equation for this operation is:

$$
R_{W A}(D)=\frac{256-D}{256} \cdot R_{A B}+R_{W} \quad \text { eqn. } 2
$$

For example, $\mathrm{R}_{A B}=20 \mathrm{~K} \Omega$, when $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}$ and B -terminal is open circuit, the following output resistance $R_{\text {WA }}$ will be set for the following RDAC latch codes. Result will be the same if terminal B is tied to W :

| D <br> $(\mathrm{DEC})$ | $\mathrm{R}_{\text {WA }}$ <br> $(\Omega)$ | Output State |
| :--- | :--- | :--- |
|  |  |  |
| 256 | 60 | Full-Scale |
| 128 | 10060 | Mid-Scale |
| 1 | 19982 | 1 LSB |
| 0 | 20060 | Zero-Scale |

The typical distribution of the nominal resistance $\mathrm{R}_{\mathrm{AB}}$ from channel-to-channel matches within $\pm 1 \%$. Device to device matching is process lot dependent and is possible to have $\pm 30 \%$ variation. Since the resistance element is processed in thin film technology, the change in $\mathrm{R}_{\mathrm{AB}}$ with temperature has a $\mathbf{3 0}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates output voltages at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Let's ignore the effect of the wiper resistance at the moment. For example connecting A-terminal to +5 V and B -terminal to ground produces an output voltage at the wiper-to-B starting at zero volts up to 1 LSB less than +5 V . Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 position of the potentiometer divider. Since AD5280/AD5282 can be supplied by dual supplies, the general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any given input voltage applied to terminals $A B$ is:

$$
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \quad \text { eqn. } 3
$$

where D is decimal equivalent of the binary code which is loaded in the 8 -bit RDAC register.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent on the ratio of the internal resistors $R_{\text {wA }}$ and $R_{\text {wB }}$ and not the absolute values, therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## DIGITAL INTERFACE

## 2-WIRE SERIAL BUS

The AD5280/AD5282 are controlled via an $\mathrm{I}^{2} \mathrm{C}$ compatible serial bus. The RDACs are connected to this bus as slave devices.

Referring from Figures 2 and 3, the first byte of AD5280/AD5282 is a Slave Address Byte. It has a 7-bit slave address and a R $/ \bar{W}$ bit. The 5 MSBs are 01011 and the following REV PrE 12 MAR 02

2 bits are determined by the state of the AD0 and AD1 pins of the device. AD0 and AD1 allow the user to use up to four of these devices on one bus.

The 2 -wire $\mathrm{I}^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high, Figure 2. The following byte is the Slave Address Byte which consists of the 7 -bit slave address followed by an $R / \bar{W}$ bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \bar{W}$ bit is high, the master will read from the slave device. On the other hand, if the $R / \bar{W}$ bit is low, the master will write to the slave device.
2. A Write operation contains an extra Instruction Byte more than the Read operation. Such Instruction Byte in Write mode follows the Slave Address Byte. The MSB of the Instruction Byte labeled $A B$ is the RDAC sub-address select. A "low" select RDAC1 and a "high" selects RDAC2 for dual channel AD5282. The $2^{\text {nd }}$ MSB RS is the Midscale reset. A logic high of this bit moves the wiper of a selected RDAC to the center tap where $R_{w_{A}}=R_{w B}$. The $3^{\text {rd }}$ MSB SD is a shutdown bit. A logic high causes the RDAC open circuit at terminal A while shorting wiper to terminal B. This operation yields almost a zero Ohm in rheostat mode or zero volt in potentiometer mode. This SD bit serves the same function as the $\overline{\mathrm{SHDN}}$ pin except it reacts in active low. The following two bits are O 2 and O 1 . They are extra programmable logic output that users can make use of them by driving other digital loads, logic gates, LED drivers, and analog switches, etc. The 3 LSBs are DON'T CARE. See Figure 2.
3. After acknowledged the Instruction Byte, the last byte in Write mode is the Data Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an "Acknowledge" bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 1.
4. In Read mode, the Data Byte goes right after the acknowledgment of the Slave Address Byte. Data is transmitted over the serial bus in sequences of nine clock pulses (slight difference with the Write mode, there are eight data bits followed by a "No Acknowledge" bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
5. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In Write mode, the master will pull the SDA line high during the $10^{\text {th }}$ clock pulse to establish a STOP

## AD5280/AD5282

condition, Figure 2. In Read mode, the master will issue a No Acknowledge for the $9^{\text {th }}$ clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the $10^{\text {th }}$ clock pulse which goes high to establish a STOP condition, Figure 3.

A repeated Write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the Write cycle, each Data byte will update the RDAC output. For example, after the RDAC has acknowledged its Slave Address and Instruction Bytes, the RDAC output will update after these two bytes. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte will update the output of the selected slave device. If different instructions are needed, the Write mode has to start with a new Slave Address, Instruction, and Data Bytes again. Similarly, a repeated Read function of the RDAC is also allowed.

## MULTIPLE DEVICES ON ONE BUS

Figure 5 shows four AD5282 devices on the same serial bus. Each has a different slave address sine the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull downs in a fully $\mathrm{I}^{2} \mathrm{C}$ compatible interface.


Figure 5. Multiple AD5282 Devices on One Bus

## LEVEL SHIFT FOR BI-DIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper method of level shifting is needed. For instance, one can use a 3.3 V $\mathrm{E}^{2}$ PROM to interface with a 5 V digital potentiometer. A level shift scheme is needed in order to enable a bi-directional communication so that the setting of the digital potentiometer can be stored to and retrieved from the $E^{2} P R O M$. Figure 6 shows one of the techniques. M1 and M2 can be N-Ch FETs 2 N 7002 or low threshold FDV301N if $\mathrm{V}_{\mathrm{DD}}$ falls below 2.5 V .


Figure 6. Level Shift for different potential operation.

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in figure 7. Applies to digital input pins SDA, SCL, and SHDN.


Figure 7. ESD Protection of digital pins


Figure 8. ESD Protection of Resistor Terminals

## TEST CIRCUITS

Figures 9 to 17 define the test conditions used in product specification table.


Figure 9. Potentiometer Divider Nonlinearity error test circuit (INL, DNL)


Figure 10. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Figure 11. Wiper Resistance test Circuit


Figure 12. Power supply sensitivity test circuit (PSS, PSSR)

Figure 13. Inverting Gain test Circuit



Figure 14. Non-Inverting Gain test circuit


Figure 15. Gain Vs Frequency test circuit


Figure 16. Incremental ON Resistance Test Circuit


Figure 17. Common Mode Leakage current test circuit

# OUTLINE DIMENSIONS 

Dimensions shown in inches and (mm)


16-Lead TSSOP
(RU-16)


